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Abstrcwt-The use of FPGAs in data acquisition cards for 
processing purposes allows an efflcient real time pattern 
recognition algorithm implementation. Using 13 JETs datábase 
waveforms an algorithm for detecting incoming plasma 
disruptions has been implemented. This algorithm is written in 
MATLAB using floating point representation. In this work we 
show the methodology used to implement the real time versión of 
the algorithm using Intelligent Data Acquisition Cards (IDAQ), 
DAQ devices with fleld programmable gate array (FPGA) for 
local processing. This methodology is based on the translation of 
the MATLAB code to LabVIEW and the final coding of speciflc 
pieces of code in LabVIEW for FPGA in flxed point format. The 
whole system for evaluating the real time disruption detection 
(RTDD) has been implemented using the Intelligent Test and 
Measurement System (ITMS) platform. ITMS offers distributed 
data acquisition, distribution and real time processing 
capabilities with advanced, but easy to use, software tools that 
simplify application development and system setup. The RTDD 
implementation uses a standard PXI/PXIe architecture. Two 8 
channel analog output cards play JETs datábase signáis, two 8 
channel DAQ with FPGA acquire signáis and computes a feature 
vector based in FFT analysis. Finally the vector acquired is used 
by the system CPU to execute a pattern recognition algorithm to 
estímate an incoming disruption. 
I. INTRODUCTION 
The physical phenomena leading to disruptions are very complex and non-linear and therefore no satisfactory model 
has been devised so far either for their avoidance or their 
prediction. In the work developed by Ratta et al [1] a suitable 
method for the Real time detection of an incoming disruption 
in JET is described. The method uses a specific application of 
Support Vector Machines (SVM) based on an original 
combination of SVM classifiers. The identification of a 
disruption is carried out with a two layer classifier. The first 
layer follows the temporal evolution of the plasma through 3 
sequential SVM classifiers and the second one implements a 
decisión fiínction to trigger or not an alarm. The algorithm 
evaluates the presence of disruptive behaviours every 30ms. 
The basic steps of the algorithm are: 
a) Every 30ms, 30 samples of thirteen signáis are acquired. So, 
the sample rate used to acquire the signáis is lKS/s. Table I 
shows JET's signáis used. 
TABLE I. PLASMA SIGNALS USED 
Id number Signal ñame units 
b) With the 30ms block a Discrete Fourier Transform (DFT) is 
performed using a Fast Fourier Transform (FFT) algorithm in 
order to obtain a spectrum estimation St[k] (i refers to signal 
identification number, see Table I, and k is an index of the 
DFT coeíficients (0<k< 29). Using St[k] the spectral deviation 
o s¡ is estimated by mean of (1). S refers to the mean valué 
ofS¡[k] fork=lto 15. 
By applying equation (1) to the 13 signals of Table I, the 
feature vector XN is build (2): 
XN={aSo,..,asJ (2) 
c) The feature vector XN is used to compute the distances Dj(j 
= 1, 2, 3), to the respective separating hyper-planes of the first 
layer classifiers, which correspond to the 3 closest past 
temporal segments of 30 ms. The equations used to compute 
the distances are (3), (4) and (5). Inthese equations au a2, a3, 
supveci, supvec2, supvec3, are valúes obtained in the first layer 
SVM training process. 
1 Plasma current A 
2 Poloidal beta 
3 Poloidal beta time derivative S" 
4 Mode lock amplitude, T 
5 Safety factor at 95% of minor radius 
6 Safety factor at 95% of minor radius time derivative S" 
7 Total input power W 
8 Plasma internal inductance 
9 Plasma internal inductance time derivative S" 
10 Plasma vertical centroid position m 
11 Plasma density m" 
12 Stored diamagnetic energy time derivative W 

















d) These distances are the input to the decision function, 
equation (6), obtained in the training process of the second 
layer classifier. The evaluation of this function determines 
whether an alarm must be triggered or not. 
R = 2.0245 D3 + 7.3944 D2 +39.259 D1 + 48.15 (6) 
The complete algorithm must be executed in a cyclical way 
and the computation time must not exceed 30ms. Both the 
development of the algorithm and its validation havebeen 
done using MATLAB. 
I I . INTELLIGENT DATA ACQUISITION 
The actual trend in nowadays data acquisition systems for 
fusion experiments is to extract the maximum amount of 
information in the diagnostic analyzed. In this way, it is very 
interesting to have instrumentation solutions that provide 
conventional tasks for data acquisition, processing and data 
logging combined with new techniques based on pattern 
recognition, event detection and data reduction. The main 
objective of this work is to include in a conventional fusion 
D A Q system, D A Q cards with FPGAs devoted to specific 
processing tasks related with pattern recognition and event 
detection. These cards are working as intelligent DAQs 
(IDAQ) devices. Therefore some mathematical or signal 
processing operations have to be implemented in the I D A Q 
instead host C P U (in a P X I crate, system C P U or S C P U ) . The 
algorithm implementation in a F P G A must consider the 
limitations imposed by the used of fixed-point arithmetic. 
Floating-point arithmetic in a F P G A is a very complex task 
and consumes a lot of hardware resources. In this particular 
case, the detection of an incoming disruption uses many 
floating operations in the computation of hyperplane distances 
obtained with S V M method. 
The optimal solution will be the use of only one I D A Q card 
executing the algorithm in an autonomous way with a host or 
S C P U acquiring the result of the algorithm execution (the 
result of variable R in eq(6)). This optimal solution depends 
on A D C channel numbers and F P G A total amount of 
resources. Alternatives solutions are the use of more than one 
IDAQs and the use of a H O S T C P U to execute some pieces of 
code that cannot be fitted in the F P G A . . 
III . METHODOLOGY 
With the main objective of implementing as much as possible 
processing functions and pattern recognition algorithms in the 
F P G A we have developed several steps described in the 
following paragraphs. First, we have analyzed the MATLAB 
code implemented for the detection of the incoming 
disruption. This code is written using standard MATLAB 
functions using floating-point numbers representation 
(double). The code reads JET’s database files and executes the 
algorithm. This code has been rewritten in LabVIEW in order 
to obtain conclusions about its performance and how to tune it 
to run in real time. In this sense the MATLAB code performs 
30 points FFTs, and the LabVIEW version uses 32 point FFTs 
(so, the time block is now 32 ms instead 30ms). With this 
modification, we increase the execution speed of the algorithm 
and we simplify the implementation in the FPGA version, 
because intellectual properties (IPs) hardware modules 
available are only power of two). This modification has not 
impact on the behavior of the algorithm because the result in 
the detection of the incoming disruption is the same. In the 
system CPU, the execution time of FFT and spectral 
estimation for the 13 signals is 6ms and the hyper-plane 
distance computation (D1, D2, D3) is 2ms. The global 
execution time for the algorithm is approximately 8ms, so it 
is possible to execute it in real time. Secondly with regard to 
translating the LabVIEW code to a FPGA target, we have 
rewritten the code using fixed-point number representation. In 
this sense, it is possible to adjust every particular variable to a 
specific fixed-point size. This is very useful in order to 
dimension adequately the resources in the FPGA. Thirdly, 
using LabVIEW/FPGA, we have coded the processing 
functions in order to estimate the amount of resources 
consumed in the synthesis process and we have verified the 
correct operation of the functions. The conclusions of this step 
are the following: 
• It is possible to implement the FFT but only for one 
channel. The amount of resources consumed by the 
FFT IP block is very high for implementing more 
than one in the FPGA device available. 
• A sequential implementation of the FFT for 8 channels 
could be implemented. 
• It is possible to implement the spectral deviation 
estimator in the FPGA. 
• Additionally we try to implement the equations for 
computing the distances but the amount of resources 
consumed is very high for the FPGA available. We 
use RAM memory to implement look-up tables with 
coefficients but the result is the impossibility to fit 
the design in the FPGA. 
• Finally, there is not a DAQ card with FPGA with more 
than eight channels in the form factor (PXI) selected 
for the implementation. Therefore, we need to use 
two cards and implement some parts of the algorithm 
in the system CPU. Each FPGA based DAQ card 
implements the FFT algorithms for eight channels 
and the spectrum deviation estimation. The host is in 
charge of executing the pattern recognition algorithm 







I V . IMPLEMENTATION DETAILS 
In order to implement the complete system we have chosen 
the I T M S platform [2][3]. This platform uses the P X I 
technology form factor. For this specific implementation, we 
use commercial products from National Instruments. The 
chassis is a hybrid P C I and PCIe chassis in 3 U size model 
PXIe-1062Q, the embedded system C P U (SCPU) is the model 
PXIe8130. We have added two high-speed analog 8 output 
modules PXI6713 (up to 1 MS/s of per channel update), two 
8-channel intelligent data acquisition cards PXI-7851R 
(750kS/s of maximum sample rate and 16 bits of resolution), 
and an external P C for development purposes. The analog 
output cards have been added in order to generate the analog 
signals, using files from J E T database, and implement a test of 
the algorithm. 
PCI 132MB/S 
Fig 1: PXI system used for the disruption detection. 
The software used in the implementation are the ITMS 
modules, see ref [2], based on the use of LabVIEW Real Time 
for the SCPU, NIDAQmx and RDA as drivers for analog 
output generation and data acquisition from FPGA DAQ 
cards, and LabVIEW development tools in a PC. The details 
of the implementation are described in the following sections . 
A. Signal Generation. 
The signal generation process is implemented using the two 
DAQ cards PXI6713 (8 channels on each one) for generating 
the 13 necessary signals (see Fig 2). An application developed 
in LabVIEW sends the samples to the DAQ cards (S_GEN). 
The signals are reproduced using binary files constructed 
using JET database files. The waveform must be normalized 
to transform the engineering values to voltages and interpolate 
(up to 100kHz) to enhance the quality of the signal generated. 
The application can play different signal sets of different 
discharges. 
B. Data Acquisition and Spectral Deviation Estimation. 
The 13 signals are acquired using two PXI7851R cards 
(RDAQ in Fig.3). These cards include a VIRTEX 5 LX60 
FPGA. We are going to use the eight channels available for 
the two cards. In the second card only five channels results 
will be taking into account. The code for each DAQ card is 
the same. The operations executed by the FPGA are 














Read “data” fron RDAQ 
SCPU 
(PXIe-8130) 
Virtex 5 LX60 
Fig 3: Block diagram of signal acquisition and processing. 
The signals are sampled at 1kS/s and the binary values are 
stored in eight FIFO memories. When 32 samples of one 
channel are available in the FIFO, the FFT processor executes 
the FFT algorithm and stores the result in another FIFO 
(FFTFIFO). This process is executed reading the information 
for the eight FIFO channels. The information stored in the 
FFTFIFO is read by another hardware processor devoted to 
compute the spectral deviation. The result of this deviation for 
the 8 channels is sent using direct memory access (DMA) to 
the HOST. 
In this solution, one IDAQ card has 8 channels connected 
and the other only use 5 of 8 channels. 
C. Execution of the Pattern Recognition Algorithm in the 
System CPU. 
With the solution implemented, vectors from the data 
acquisition cards are read. Therefore, the vector read must be 
passed to a function that computes the distances to the 
hyperplane. Figure 5 shows the LabVIEW code running in the 
SCPU implementing the calculation of the distances and the 
decision function 
Fig 2: Resources used in signal generation process 
Fig 4: Hardware implemented in the FPGA using LabVIEW. 
V . RESULTS AND CONCLUSIONS 
In order to verify the correct performance of the 
implementation, the test bed has been tested using several 
discharges files from JET’s database. We have demonstrated 
that the results obtained are the same that are obtained with the 
MATLAB simulations [1]. 
The total amounts of resources used into the FPGA are the 
following (data summarized from XILINX compiler): 
• Flip Flops: 45.2% (8669 out of 19200) 
• Total LUTs: 55.2% (10595 out of 19200) 
• DSP48Es: 68.8% (22 out of 32) 
• Block RAMs: 34.4% (11 out of 32) 
The C P U load in the S C P U is less than 3%. So we can 
conclude that this is an efficient real time implementation of 
the R T D D that can be included in a conventional fusion D A Q 
system. 
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• Total Slices: 61.6% (11820 out of 19200) 
Fig 5: LabVIEW code of pattern recognition algorithm executed in the SCPU 
